


# APOLLO LAKE


Y116AR100

LPDDR3 216 Ball x2


 <b>APOLLO LAKE</b>		
Title APOLLO LAKE		
Size	Document Number	Rev
Custom	<b>COVER PAGE</b>	R100
Date: Tuesday, December 06, 2016		
Sheet 1 of 57		



19,21 LPDDR3\_CH0\_CAB7
19,21 LPDDR3\_CH0\_CAB8
19,21 LPDDR3\_CH0\_CAB5
19,21 LPDDR3\_CH0\_CAA2
19,21 LPDDR3\_CH0\_CAA0
19,21 LPDDR3\_CH0\_CAA3
19,21 LPDDR3\_CH0\_CAA1
19,21 LPDDR3\_CH0\_CAA4
19,21 LPDDR3\_CH0\_CAA6
19,21 LPDDR3\_CH0\_CAA5
19,21 LPDDR3\_CH0\_CAA8
19,21 LPDDR3\_CH0\_CAA9




DDR3L\_CH0\_MA0 / LPDDR3\_CH0\_CAB7
DDR3L\_CH0\_MA1 / LPDDR3\_CH0\_CAB9
DDR3L\_CH0\_MA2 / LPDDR3\_CH0\_CAB5
DDR3L\_CH0\_MA3 / LPDDR3\_CH0\_NC
DDR3L\_CH0\_MA4 / LPDDR3\_CH0\_NC
DDR3L\_CH0\_MA5 / LPDDR3\_CH0\_CAA2
DDR3L\_CH0\_MA6 / LPDDR3\_CH0\_CAA0
DDR3L\_CH0\_MA7 / LPDDR3\_CH0\_CAA3
DDR3L\_CH0\_MA8 / LPDDR3\_CH0\_CAA1
DDR3L\_CH0\_MA9 / LPDDR3\_CH0\_CAA4
DDR3L\_CH0\_MA10 / LPDDR3\_CH0\_CAB6
DDR3L\_CH0\_MA11 / LPDDR3\_CH0\_CAA6
DDR3L\_CH0\_MA12 / LPDDR3\_CH0\_CAA5
DDR3L\_CH0\_MA13 / LPDDR3\_CH0\_CAB0
DDR3L\_CH0\_MA14 / LPDDR3\_CH0\_CAA8
DDR3L\_CH0\_MA15 / LPDDR3\_CH0\_CAA9




DDR3L\_CH0\_DQ00 / LPDDR3\_CH0\_DQ00
DDR3L\_CH0\_DQ01 / LPDDR3\_CH0\_DQ01
DDR3L\_CH0\_DQ02 / LPDDR3\_CH0\_DQ02
DDR3L\_CH0\_DQ03 / LPDDR3\_CH0\_DQ03
DDR3L\_CH0\_DQ04 / LPDDR3\_CH0\_DQ04
DDR3L\_CH0\_DQ05 / LPDDR3\_CH0\_DQ05
DDR3L\_CH0\_DQ06 / LPDDR3\_CH0\_DQ06
DDR3L\_CH0\_DQ07 / LPDDR3\_CH0\_DQ07
DDR3L\_CH0\_DQ08 / LPDDR3\_CH0\_DQ08
DDR3L\_CH0\_DQ09 / LPDDR3\_CH0\_DQ09
DDR3L\_CH0\_DQ10 / LPDDR3\_CH0\_DQ10
DDR3L\_CH0\_DQ11 / LPDDR3\_CH0\_DQ11
DDR3L\_CH0\_DQ12 / LPDDR3\_CH0\_DQ12
DDR3L\_CH0\_DQ13 / LPDDR3\_CH0\_DQ13
DDR3L\_CH0\_DQ14 / LPDDR3\_CH0\_DQ14
DDR3L\_CH0\_DQ15 / LPDDR3\_CH0\_DQ15
DDR3L\_CH0\_DQ16 / LPDDR3\_CH0\_DQ16
DDR3L\_CH0\_DQ17 / LPDDR3\_CH0\_DQ17
DDR3L\_CH0\_DQ18 / LPDDR3\_CH0\_DQ18
DDR3L\_CH0\_DQ19 / LPDDR3\_CH0\_DQ19
DDR3L\_CH0\_DQ20 / LPDDR3\_CH0\_DQ20
DDR3L\_CH0\_DQ21 / LPDDR3\_CH0\_DQ21
DDR3L\_CH0\_DQ22 / LPDDR3\_CH0\_DQ22
DDR3L\_CH0\_DQ23 / LPDDR3\_CH0\_DQ23
DDR3L\_CH0\_DQ24 / LPDDR3\_CH0\_DQ24
DDR3L\_CH0\_DQ25 / LPDDR3\_CH0\_DQ25
DDR3L\_CH0\_DQ26 / LPDDR3\_CH0\_DQ26
DDR3L\_CH0\_DQ27 / LPDDR3\_CH0\_DQ27
DDR3L\_CH0\_DQ28 / LPDDR3\_CH0\_DQ28
DDR3L\_CH0\_DQ29 / LPDDR3\_CH0\_DQ29
DDR3L\_CH0\_DQ30 / LPDDR3\_CH0\_DQ30
DDR3L\_CH0\_DQ31 / LPDDR3\_CH0\_DQ31
DDR3L\_CH0\_DQ32 / LPDDR3\_CH0\_DQ32
DDR3L\_CH0\_DQ33 / LPDDR3\_CH0\_DQ33
DDR3L\_CH0\_DQ34 / LPDDR3\_CH0\_DQ34
DDR3L\_CH0\_DQ35 / LPDDR3\_CH0\_DQ35
DDR3L\_CH0\_DQ36 / LPDDR3\_CH0\_DQ36
DDR3L\_CH0\_DQ37 / LPDDR3\_CH0\_DQ37
DDR3L\_CH0\_DQ38 / LPDDR3\_CH0\_DQ38
DDR3L\_CH0\_DQ39 / LPDDR3\_CH0\_DQ39
DDR3L\_CH0\_DQ40 / LPDDR3\_CH0\_DQ40
DDR3L\_CH0\_DQ41 / LPDDR3\_CH0\_DQ41
DDR3L\_CH0\_DQ42 / LPDDR3\_CH0\_DQ42
DDR3L\_CH0\_DQ43 / LPDDR3\_CH0\_DQ43
DDR3L\_CH0\_DQ44 / LPDDR3\_CH0\_DQ44
DDR3L\_CH0\_DQ45 / LPDDR3\_CH0\_DQ45
DDR3L\_CH0\_DQ46 / LPDDR3\_CH0\_DQ46
DDR3L\_CH0\_DQ47 / LPDDR3\_CH0\_DQ47
DDR3L\_CH0\_DQ48 / LPDDR3\_CH0\_DQ48
DDR3L\_CH0\_DQ49 / LPDDR3\_CH0\_DQ49
DDR3L\_CH0\_DQ50 / LPDDR3\_CH0\_DQ50
DDR3L\_CH0\_DQ51 / LPDDR3\_CH0\_DQ51
DDR3L\_CH0\_DQ52 / LPDDR3\_CH0\_DQ52
DDR3L\_CH0\_DQ53 / LPDDR3\_CH0\_DQ53
DDR3L\_CH0\_DQ54 / LPDDR3\_CH0\_DQ54
DDR3L\_CH0\_DQ55 / LPDDR3\_CH0\_DQ55
DDR3L\_CH0\_DQ56 / LPDDR3\_CH0\_DQ56
DDR3L\_CH0\_DQ57 / LPDDR3\_CH0\_DQ57
DDR3L\_CH0\_DQ58 / LPDDR3\_CH0\_DQ58
DDR3L\_CH0\_DQ59 / LPDDR3\_CH0\_DQ59
DDR3L\_CH0\_DQ60 / LPDDR3\_CH0\_DQ60
DDR3L\_CH0\_DQ61 / LPDDR3\_CH0\_DQ61
DDR3L\_CH0\_DQ62 / LPDDR3\_CH0\_DQ62
DDR3L\_CH0\_DQ63 / LPDDR3\_CH0\_DQ63

19,21 LPDDR3\_CH0\_CAB1
19,21 LPDDR3\_CH0\_CAB4
19,21 LPDDR3\_CH0\_CAB3




DDR3L\_CH0\_CASN / LPDDR3\_CH0\_CAB1
DDR3L\_CH0\_WEN / LPDDR3\_CH0\_CAB4
DDR3L\_CH0\_RASN / LPDDR3\_CH0\_CAB3




DDR3L\_CH0\_CS0N / LPDDR3\_CH0\_CS0A
DDR3L\_CH0\_NC / LPDDR3\_CH0\_CS0B
DDR3L\_CH0\_CS1N / LPDDR3\_CH0\_CS1B
DDR3L\_CH0\_NC / LPDDR3\_CH0\_CS1A

19 LPDDR3\_CH0\_CSA0\_N
19 LPDDR3\_CH0\_CSA1\_N
19 LPDDR3\_CH0\_CSA1\_N
19 LPDDR3\_CH0\_CKEA0\_N
19 LPDDR3\_CH0\_CKEA1\_N
19 LPDDR3\_CH0\_CKEB0\_N
19 LPDDR3\_CH0\_CKEB1\_N




DDR3L\_CH0\_CKE0 / LPDDR3\_CH0\_CKE0A
DDR3L\_CH0\_CKE1 / LPDDR3\_CH0\_CKE1A
DDR3L\_CH0\_NC / LPDDR3\_CH0\_CKE0B
DDR3L\_CH0\_NC / LPDDR3\_CH0\_CKE1B




DDR3L\_CH0\_ODT1 / LPDDR3\_CH0\_ODTB
DDR3L\_CH0\_ODT0 / LPDDR3\_CH0\_ODTA

19 +VREFDQ0\_SOC
19 +VREFCA0\_SOC




DDR3L\_CH0\_VREFDQ / LPDDR3\_CH0\_VREFDQ
DDR3L\_CH0\_VREFCA / LPDDR3\_CH0\_VREFCA
DDR3L\_CH0\_RPDEXT / LPDDR3\_CH0\_RPDEXT




DDR3L\_CH0\_CKP0 / LPDDR3\_CH0\_CKP0B
DDR3L\_CH0\_CK0N / LPDDR3\_CH0\_CKN0B
DDR3L\_CH0\_CKP1 / LPDDR3\_CH0\_CKP1A
DDR3L\_CH0\_CKN1 / LPDDR3\_CH0\_CKN1A


19,21 LPDDR3\_CH0\_CLKB\_P
19,21 LPDDR3\_CH0\_CLKB\_N
19,21 LPDDR3\_CH0\_CLKA\_P
19,21 LPDDR3\_CH0\_CLKA\_N




DDR3L\_CH0\_CKP0 / LPDDR3\_CH0\_CKP0B
DDR3L\_CH0\_CK0N / LPDDR3\_CH0\_CKN0B
DDR3L\_CH0\_CKP1 / LPDDR3\_CH0\_CKP1A
DDR3L\_CH0\_CKN1 / LPDDR3\_CH0\_CKN1A




DDR3L\_CH0\_DQS80 / LPDDR3\_CH0\_DQS80B
DDR3L\_CH0\_DQ80 / LPDDR3\_CH0\_DQ80B
DDR3L\_CH0\_DQS81 / LPDDR3\_CH0\_DQS81B
DDR3L\_CH0\_DQ81 / LPDDR3\_CH0\_DQ81B
DDR3L\_CH0\_DQS82 / LPDDR3\_CH0\_DQS82B
DDR3L\_CH0\_DQ82 / LPDDR3\_CH0\_DQ82B
DDR3L\_CH0\_DQS83 / LPDDR3\_CH0\_DQS83B
DDR3L\_CH0\_DQ83 / LPDDR3\_CH0\_DQ83B
DDR3L\_CH0\_DQS84 / LPDDR3\_CH0\_DQS84B
DDR3L\_CH0\_DQ84 / LPDDR3\_CH0\_DQ84B
DDR3L\_CH0\_DQS85 / LPDDR3\_CH0\_DQS85B
DDR3L\_CH0\_DQ85 / LPDDR3\_CH0\_DQ85B
DDR3L\_CH0\_DQS86 / LPDDR3\_CH0\_DQS86B
DDR3L\_CH0\_DQ86 / LPDDR3\_CH0\_DQ86B
DDR3L\_CH0\_DQS87 / LPDDR3\_CH0\_DQS87B
DDR3L\_CH0\_DQ87 / LPDDR3\_CH0\_DQ87B
DDR3L\_CH0\_DQS88 / LPDDR3\_CH0\_DQS88B
DDR3L\_CH0\_DQ88 / LPDDR3\_CH0\_DQ88B
DDR3L\_CH0\_DQS89 / LPDDR3\_CH0\_DQS89B
DDR3L\_CH0\_DQ89 / LPDDR3\_CH0\_DQ89B
DDR3L\_CH0\_DQS90 / LPDDR3\_CH0\_DQS90B
DDR3L\_CH0\_DQ90 / LPDDR3\_CH0\_DQ90B
DDR3L\_CH0\_DQS91 / LPDDR3\_CH0\_DQS91B
DDR3L\_CH0\_DQ91 / LPDDR3\_CH0\_DQ91B
DDR3L\_CH0\_DQS92 / LPDDR3\_CH0\_DQS92B
DDR3L\_CH0\_DQ92 / LPDDR3\_CH0\_DQ92B
DDR3L\_CH0\_DQS93 / LPDDR3\_CH0\_DQS93B
DDR3L\_CH0\_DQ93 / LPDDR3\_CH0\_DQ93B
DDR3L\_CH0\_DQS94 / LPDDR3\_CH0\_DQS94B
DDR3L\_CH0\_DQ94 / LPDDR3\_CH0\_DQ94B
DDR3L\_CH0\_DQS95 / LPDDR3\_CH0\_DQS95B
DDR3L\_CH0\_DQ95 / LPDDR3\_CH0\_DQ95B
DDR3L\_CH0\_DQS96 / LPDDR3\_CH0\_DQS96B
DDR3L\_CH0\_DQ96 / LPDDR3\_CH0\_DQ96B
DDR3L\_CH0\_DQS97 / LPDDR3\_CH0\_DQS97B
DDR3L\_CH0\_DQ97 / LPDDR3\_CH0\_DQ97B
DDR3L\_CH0\_DQS98 / LPDDR3\_CH0\_DQS98B
DDR3L\_CH0\_DQ98 / LPDDR3\_CH0\_DQ98B
DDR3L\_CH0\_DQS99 / LPDDR3\_CH0\_DQS99B
DDR3L\_CH0\_DQ99 / LPDDR3\_CH0\_DQ99B



DDR3L\_CH1\_RESETB
DDR3L\_CH0\_RESETB
DDR1RPDEXT\_NC



DDR3L\_CH0\_DQSP8 / LPDDR3\_CH0\_NC
DDR3L\_CH0\_CB0 / LPDDR3\_CH0\_NC
DDR3L\_CH0\_CB1 / LPDDR3\_CH0\_NC
DDR3L\_CH0\_CB2 / LPDDR3\_CH0\_NC
DDR3L\_CH0\_CB3 / LPDDR3\_CH0\_NC
DDR3L\_CH0\_CB4 / LPDDR3\_CH0\_NC
DDR3L\_CH0\_CB5 / LPDDR3\_CH0\_NC
DDR3L\_CH0\_CB6 / LPDDR3\_CH0\_NC
DDR3L\_CH0\_CB7 / LPDDR3\_CH0\_NC
DDR3L\_CH0\_DQSN0 / LPDDR3\_CH0\_NC
DDR3L\_CH0\_DQSN1 / LPDDR3\_CH0\_DQSN1A
DDR3L\_CH0\_DQSN2 / LPDDR3\_CH0\_DQSN2A
DDR3L\_CH0\_DQSN3 / LPDDR3\_CH0\_DQSN3A
DDR3L\_CH0\_DQSN4 / LPDDR3\_CH0\_DQSN4A
DDR3L\_CH0\_DQSN5 / LPDDR3\_CH0\_DQSN5A
DDR3L\_CH0\_DQSN6 / LPDDR3\_CH0\_DQSN6A
DDR3L\_CH0\_DQSN7 / LPDDR3\_CH0\_DQSN7A
DDR3L\_CH0\_DQSN8 / LPDDR3\_CH0\_DQSN8A
DDR3L\_CH0\_DQSN9 / LPDDR3\_CH0\_DQSN9A
DDR3L\_CH0\_DQSP0 / LPDDR3\_CH0\_DQSP0A
DDR3L\_CH0\_DQSP1 / LPDDR3\_CH0\_DQSP1A
DDR3L\_CH0\_DQSP2 / LPDDR3\_CH0\_DQSP2A
DDR3L\_CH0\_DQSP3 / LPDDR3\_CH0\_DQSP3A
DDR3L\_CH0\_DQSP4 / LPDDR3\_CH0\_DQSP4A
DDR3L\_CH0\_DQSP5 / LPDDR3\_CH0\_DQSP5A
DDR3L\_CH0\_DQSP6 / LPDDR3\_CH0\_DQSP6A
DDR3L\_CH0\_DQSP7 / LPDDR3\_CH0\_DQSP7A



LPDDR3\_CH0\_DQSN0
LPDDR3\_CH0\_DQSN1
LPDDR3\_CH0\_DQSN2
LPDDR3\_CH0\_DQSN3
LPDDR3\_CH0\_DQSN4
LPDDR3\_CH0\_DQSN5
LPDDR3\_CH0\_DQSN6
LPDDR3\_CH0\_DQSN7
LPDDR3\_CH0\_DQSN8
LPDDR3\_CH0\_DQSN9
LPDDR3\_CH0\_DQSP0
LPDDR3\_CH0\_DQSP1
LPDDR3\_CH0\_DQSP2
LPDDR3\_CH0\_DQSP3
LPDDR3\_CH0\_DQSP4
LPDDR3\_CH0\_DQSP5
LPDDR3\_CH0\_DQSP6
LPDDR3\_CH0\_DQSP7

APOLLO LAKE
Title: APOLLO LAKE
Size: Custom
Document Number: LPDDR3-CPU
Rev: R100
Date: Tuesday, December 06, 2016
Sheet: 3 of 57


20,22	LPDDR3_CH1_CAB7	LPDDR3_CH1_CAB7	BG9	DDR3L_CH1_MA0 / LPDDR3_CH1_CAB7	DDR3L_CH1_D00 / LPDDR3_CH1_D0A0	BJ26	LPDDR3_CH1_D0A0	LPDDR3_CH1_D0A0	20
20,22	LPDDR3_CH1_CAB8	LPDDR3_CH1_CAB8	BG10	DDR3L_CH1_MA1 / LPDDR3_CH1_CAB8	DDR3L_CH1_D01 / LPDDR3_CH1_D0A1	BG30	LPDDR3_CH1_D0A1	LPDDR3_CH1_D0A1	20
20,22	LPDDR3_CH1_CAB5	LPDDR3_CH1_CAB5	BH9	DDR3L_CH1_MA2 / LPDDR3_CH1_CAB5	DDR3L_CH1_D02 / LPDDR3_CH1_D0A2	BH31	LPDDR3_CH1_D0A2	LPDDR3_CH1_D0A2	20
			B016	DDR3L_CH1_MA3 / LPDDR3_CH1_NC	DDR3L_CH1_D03 / LPDDR3_CH1_D0A3	BG31	LPDDR3_CH1_D0A3	LPDDR3_CH1_D0A3	20
			BH16	DDR3L_CH1_MA4 / LPDDR3_CH1_NC	DDR3L_CH1_D04 / LPDDR3_CH1_D0A4	BH27	LPDDR3_CH1_D0A4	LPDDR3_CH1_D0A4	20
			BG13	DDR3L_CH1_MA5 / LPDDR3_CH1_CAA2	DDR3L_CH1_D05 / LPDDR3_CH1_D0A5	BG27	LPDDR3_CH1_D0A5	LPDDR3_CH1_D0A5	20
20,22	LPDDR3_CH1_CAA2	LPDDR3_CH1_CAA2	B112	DDR3L_CH1_MA6 / LPDDR3_CH1_CAA0	DDR3L_CH1_D06 / LPDDR3_CH1_D0A6	BG26	LPDDR3_CH1_D0A6	LPDDR3_CH1_D0A6	20
20,22	LPDDR3_CH1_CAA0	LPDDR3_CH1_CAA0	BG14	DDR3L_CH1_MA7 / LPDDR3_CH1_CAA3	DDR3L_CH1_D07 / LPDDR3_CH1_D0A7	BJ30	LPDDR3_CH1_D0A7	LPDDR3_CH1_D0A7	20
20,22	LPDDR3_CH1_CAA3	LPDDR3_CH1_CAA3	BG11	DDR3L_CH1_MA8 / LPDDR3_CH1_CAA1	DDR3L_CH1_D08 / LPDDR3_CH1_D0A8	BA30	LPDDR3_CH1_D0A8	LPDDR3_CH1_D0A8	20
20,22	LPDDR3_CH1_CAA1	LPDDR3_CH1_CAA1	BH11	DDR3L_CH1_MA9 / LPDDR3_CH1_CAA4	DDR3L_CH1_D09 / LPDDR3_CH1_D0A9	B830	LPDDR3_CH1_D0A9	LPDDR3_CH1_D0A9	20
20,22	LPDDR3_CH1_CAB6	LPDDR3_CH1_CAB6	BG7	DDR3L_CH1_MA10 / LPDDR3_CH1_CAB6	DDR3L_CH1_D010 / LPDDR3_CH1_D0A10	B830	LPDDR3_CH1_D0A10	LPDDR3_CH1_D0A10	20
20,22	LPDDR3_CH1_CAB6	LPDDR3_CH1_CAB6	BH13	DDR3L_CH1_MA11 / LPDDR3_CH1_CAA6	DDR3L_CH1_D011 / LPDDR3_CH1_D0A11	B230	LPDDR3_CH1_D0A11	LPDDR3_CH1_D0A11	20
20,22	LPDDR3_CH1_CAA5	LPDDR3_CH1_CAA5	BG13	DDR3L_CH1_MA12 / LPDDR3_CH1_CAA5	DDR3L_CH1_D012 / LPDDR3_CH1_D0A12	BE25	LPDDR3_CH1_D0A12	LPDDR3_CH1_D0A12	20
20,22	LPDDR3_CH1_CAA5	LPDDR3_CH1_CAA5	BH3	DDR3L_CH1_MA13 / LPDDR3_CH1_CAB0	DDR3L_CH1_D013 / LPDDR3_CH1_D0A13	B827	LPDDR3_CH1_D0A13	LPDDR3_CH1_D0A13	20
20,22	LPDDR3_CH1_CAB8	LPDDR3_CH1_CAB8	BG15	DDR3L_CH1_MA14 / LPDDR3_CH1_CAA8	DDR3L_CH1_D014 / LPDDR3_CH1_D0A14	BD25	LPDDR3_CH1_D0A14	LPDDR3_CH1_D0A14	20
20,22	LPDDR3_CH1_CAA9	LPDDR3_CH1_CAA9	BG16	DDR3L_CH1_MA15 / LPDDR3_CH1_CAA9	DDR3L_CH1_D015 / LPDDR3_CH1_D0A15	BD27	LPDDR3_CH1_D0A15	LPDDR3_CH1_D0A15	20
20,22	LPDDR3_CH1_CAB2	LPDDR3_CH1_CAB2	BH6	DDR3L_CH1_BA0 / LPDDR3_CH1_CAB2	DDR3L_CH1_D016 / LPDDR3_CH1_D0A16	BG24	LPDDR3_CH1_D0A16	LPDDR3_CH1_D0A16	20
20,22	LPDDR3_CH1_CAB8	LPDDR3_CH1_CAB8	BG8	DDR3L_CH1_BA1 / LPDDR3_CH1_CAB8	DDR3L_CH1_D017 / LPDDR3_CH1_D0A17	BH23	LPDDR3_CH1_D0A17	LPDDR3_CH1_D0A17	20
20,22	LPDDR3_CH1_CAB7	LPDDR3_CH1_CAB7	BH15	DDR3L_CH1_BA2 / LPDDR3_CH1_CAA7	DDR3L_CH1_D018 / LPDDR3_CH1_D0A18	BH23	LPDDR3_CH1_D0A18	LPDDR3_CH1_D0A18	20
20,22	LPDDR3_CH1_CAA7	LPDDR3_CH1_CAA7	BH15	DDR3L_CH1_BA2 / LPDDR3_CH1_CAA7	DDR3L_CH1_D019 / LPDDR3_CH1_D0A19	BJ24	LPDDR3_CH1_D0A19	LPDDR3_CH1_D0A19	20
20,22	LPDDR3_CH1_CAB3	LPDDR3_CH1_CAB3	BJ6	DDR3L_CH1_D020 / LPDDR3_CH1_D0A20	DDR3L_CH1_D020 / LPDDR3_CH1_D0A20	BG20	LPDDR3_CH1_D0A20	LPDDR3_CH1_D0A20	20
20,22	LPDDR3_CH1_CAB1	LPDDR3_CH1_CAB1	BH4	DDR3L_CH1_D021 / LPDDR3_CH1_D0A21	DDR3L_CH1_D021 / LPDDR3_CH1_D0A21	BG21	LPDDR3_CH1_D0A21	LPDDR3_CH1_D0A21	20
20,22	LPDDR3_CH1_CAB4	LPDDR3_CH1_CAB4	BH7	DDR3L_CH1_D022 / LPDDR3_CH1_D0A22	DDR3L_CH1_D022 / LPDDR3_CH1_D0A22	BH19	LPDDR3_CH1_D0A22	LPDDR3_CH1_D0A22	20
20	LPDDR3_CH1_CSB1_N	LPDDR3_CH1_CSB1_N	AW17	DDR3L_CH1_D023 / LPDDR3_CH1_D0A23	DDR3L_CH1_D023 / LPDDR3_CH1_D0A23	BG25	LPDDR3_CH1_D0A23	LPDDR3_CH1_D0A23	20
20	LPDDR3_CH1_CSB0_N	LPDDR3_CH1_CSB0_N	AW17	DDR3L_CH1_D024 / LPDDR3_CH1_D0A24	DDR3L_CH1_D024 / LPDDR3_CH1_D0A24	AT27	LPDDR3_CH1_D0A24	LPDDR3_CH1_D0A24	20
20	LPDDR3_CH1_CSA1_N	LPDDR3_CH1_CSA1_N	BB17	DDR3L_CH1_D025 / LPDDR3_CH1_D0A25	DDR3L_CH1_D025 / LPDDR3_CH1_D0A25	AW29	LPDDR3_CH1_D0A25	LPDDR3_CH1_D0A25	20
20	LPDDR3_CH1_CSA0_N	LPDDR3_CH1_CSA0_N	BD17	DDR3L_CH1_D026 / LPDDR3_CH1_D0A26	DDR3L_CH1_D026 / LPDDR3_CH1_D0A26	AR27	LPDDR3_CH1_D0A26	LPDDR3_CH1_D0A26	20
20	LPDDR3_CH1_CKEA0_N	LPDDR3_CH1_CKEA0_N	BG18	DDR3L_CH1_D027 / LPDDR3_CH1_D0A27	DDR3L_CH1_D027 / LPDDR3_CH1_D0A27	AT23	LPDDR3_CH1_D0A27	LPDDR3_CH1_D0A27	20
20	LPDDR3_CH1_CKEA1_N	LPDDR3_CH1_CKEA1_N	BG17	DDR3L_CH1_D028 / LPDDR3_CH1_D0A28	DDR3L_CH1_D028 / LPDDR3_CH1_D0A28	AV27	LPDDR3_CH1_D0A28	LPDDR3_CH1_D0A28	20
20	LPDDR3_CH1_CKEB0_N	LPDDR3_CH1_CKEB0_N	BH17	DDR3L_CH1_D029 / LPDDR3_CH1_D0A29	DDR3L_CH1_D029 / LPDDR3_CH1_D0A29	AK26	LPDDR3_CH1_D0A29	LPDDR3_CH1_D0A29	20
20	LPDDR3_CH1_CKEB1_N	LPDDR3_CH1_CKEB1_N	B116	DDR3L_CH1_D030 / LPDDR3_CH1_D0A30	DDR3L_CH1_D030 / LPDDR3_CH1_D0A30	AR23	LPDDR3_CH1_D0A30	LPDDR3_CH1_D0A30	20
20	LPDDR3_CH1_ODT_A	LPDDR3_CH1_ODT_A	AW16	DDR3L_CH1_D031 / LPDDR3_CH1_D0A31	DDR3L_CH1_D031 / LPDDR3_CH1_D0A31	AW27	LPDDR3_CH1_D0A31	LPDDR3_CH1_D0A31	20
20	LPDDR3_CH1_ODT_B	LPDDR3_CH1_ODT_B	AV16	DDR3L_CH1_D032 / LPDDR3_CH1_D0B0	DDR3L_CH1_D032 / LPDDR3_CH1_D0B0	BF6	LPDDR3_CH1_D0B0	LPDDR3_CH1_D0B0	20
				DDR3L_CH1_D033 / LPDDR3_CH1_D0B1	DDR3L_CH1_D033 / LPDDR3_CH1_D0B1	BD10	LPDDR3_CH1_D0B1	LPDDR3_CH1_D0B1	20
				DDR3L_CH1_D034 / LPDDR3_CH1_D0B2	DDR3L_CH1_D034 / LPDDR3_CH1_D0B2	BE14	LPDDR3_CH1_D0B2	LPDDR3_CH1_D0B2	20
				DDR3L_CH1_D035 / LPDDR3_CH1_D0B3	DDR3L_CH1_D035 / LPDDR3_CH1_D0B3	B810	LPDDR3_CH1_D0B3	LPDDR3_CH1_D0B3	20
				DDR3L_CH1_D036 / LPDDR3_CH1_D0B4	DDR3L_CH1_D036 / LPDDR3_CH1_D0B4	BA14	LPDDR3_CH1_D0B4	LPDDR3_CH1_D0B4	20
				DDR3L_CH1_D037 / LPDDR3_CH1_D0B5	DDR3L_CH1_D037 / LPDDR3_CH1_D0B5	BB14	LPDDR3_CH1_D0B5	LPDDR3_CH1_D0B5	20
				DDR3L_CH1_D038 / LPDDR3_CH1_D0B6	DDR3L_CH1_D038 / LPDDR3_CH1_D0B6	BD14	LPDDR3_CH1_D0B6	LPDDR3_CH1_D0B6	20
				DDR3L_CH1_D039 / LPDDR3_CH1_D0B7	DDR3L_CH1_D039 / LPDDR3_CH1_D0B7	BE8	LPDDR3_CH1_D0B7	LPDDR3_CH1_D0B7	20
				DDR3L_CH1_D040 / LPDDR3_CH1_D0B8	DDR3L_CH1_D040 / LPDDR3_CH1_D0B8	AV12	LPDDR3_CH1_D0B8	LPDDR3_CH1_D0B8	20
				DDR3L_CH1_D041 / LPDDR3_CH1_D0B9	DDR3L_CH1_D041 / LPDDR3_CH1_D0B9	BG6	LPDDR3_CH1_D0B9	LPDDR3_CH1_D0B9	20
				DDR3L_CH1_D042 / LPDDR3_CH1_D0B10	DDR3L_CH1_D042 / LPDDR3_CH1_D0B10	BD5	LPDDR3_CH1_D0B10	LPDDR3_CH1_D0B10	20
				DDR3L_CH1_D043 / LPDDR3_CH1_D0B11	DDR3L_CH1_D043 / LPDDR3_CH1_D0B11	BB7	LPDDR3_CH1_D0B11	LPDDR3_CH1_D0B11	20
				DDR3L_CH1_D044 / LPDDR3_CH1_D0B12	DDR3L_CH1_D044 / LPDDR3_CH1_D0B12	AV10	LPDDR3_CH1_D0B12	LPDDR3_CH1_D0B12	20
				DDR3L_CH1_D045 / LPDDR3_CH1_D0B13	DDR3L_CH1_D045 / LPDDR3_CH1_D0B13	AY9	LPDDR3_CH1_D0B13	LPDDR3_CH1_D0B13	20
				DDR3L_CH1_D046 / LPDDR3_CH1_D0B14	DDR3L_CH1_D046 / LPDDR3_CH1_D0B14	AY7	LPDDR3_CH1_D0B14	LPDDR3_CH1_D0B14	20
				DDR3L_CH1_D047 / LPDDR3_CH1_D0B15	DDR3L_CH1_D047 / LPDDR3_CH1_D0B15	BF5	LPDDR3_CH1_D0B15	LPDDR3_CH1_D0B15	20
				DDR3L_CH1_D048 / LPDDR3_CH1_D0B16	DDR3L_CH1_D048 / LPDDR3_CH1_D0B16	AJ2	LPDDR3_CH1_D0B16	LPDDR3_CH1_D0B16	20
				DDR3L_CH1_D049 / LPDDR3_CH1_D0B17	DDR3L_CH1_D049 / LPDDR3_CH1_D0B17	AT10	LPDDR3_CH1_D0B17	LPDDR3_CH1_D0B17	20
				DDR3L_CH1_D050 / LPDDR3_CH1_D0B18	DDR3L_CH1_D050 / LPDDR3_CH1_D0B18	AT9	LPDDR3_CH1_D0B18	LPDDR3_CH1_D0B18	20
				DDR3L_CH1_D051 / LPDDR3_CH1_D0B19	DDR3L_CH1_D051 / LPDDR3_CH1_D0B19	AU1	LPDDR3_CH1_D0B19	LPDDR3_CH1_D0B19	20
				DDR3L_CH1_D052 / LPDDR3_CH1_D0B20	DDR3L_CH1_D052 / LPDDR3_CH1_D0B20	AV5	LPDDR3_CH1_D0B20	LPDDR3_CH1_D0B20	20
				DDR3L_CH1_D053 / LPDDR3_CH1_D0B21	DDR3L_CH1_D053 / LPDDR3_CH1_D0B21	AV5	LPDDR3_CH1_D0B21	LPDDR3_CH1_D0B21	20
				DDR3L_CH1_D054 / LPDDR3_CH1_D0B22	DDR3L_CH1_D054 / LPDDR3_CH1_D0B22	AV6	LPDDR3_CH1_D0B22	LPDDR3_CH1_D0B22	20
				DDR3L_CH1_D055 / LPDDR3_CH1_D0B23	DDR3L_CH1_D055 / LPDDR3_CH1_D0B23	AV7	LPDDR3_CH1_D0B23	LPDDR3_CH1_D0B23	20
				DDR3L_CH1_D056 / LPDDR3_CH1_D0B24	DDR3L_CH1_D056 / LPDDR3_CH1_D0B24	AY2	LPDDR3_CH1_D0B24	LPDDR3_CH1_D0B24	20
				DDR3L_CH1_D057 / LPDDR3_CH1_D0B25	DDR3L_CH1_D057 / LPDDR3_CH1_D0B25	BD2	LPDDR3_CH1_D0B25	LPDDR3_CH1_D0B25	20
				DDR3L_CH1_D058 / LPDDR3_CH1_D0B26	DDR3L_CH1_D058 / LPDDR3_CH1_D0B26	BD1	LPDDR3_CH1_D0B26	LPDDR3_CH1_D0B26	20
				DDR3L_CH1_D059 / LPDDR3_CH1_D0B27	DDR3L_CH1_D059 / LPDDR3_CH1_D0B27	BE2	LPDDR3_CH1_D0B27	LPDDR3_CH1_D0B27	20
				DDR3L_CH1_D060 / LPDDR3_CH1_D0B28	DDR3L_CH1_D060 / LPDDR3_CH1_D0B28	AW1	LPDDR3_CH1_D0B28	LPDDR3_CH1_D0B28	20
				DDR3L_CH1_D061 / LPDDR3_CH1_D0B29	DDR3L_CH1_D061 / LPDDR3_CH1_D0B29	AW2	LPDDR3_CH1_D0B29	LPDDR3_CH1_D0B29	20
				DDR3L_CH1_D062 / LPDDR3_CH1_D0B30	DDR3L_CH1_D062 / LPDDR3_CH1_D0B30	AY3	LPDDR3_CH1_D0B30	LPDDR3_CH1_D0B30	20
				DDR3L_CH1_D063 / LPDDR3_CH1_D0B31	DDR3L_CH1_D063 / LPDDR3_CH1_D0B31	BG2	LPDDR3_CH1_D0B31	LPDDR3_CH1_D0B31	20
				DDR3L_CH1_D0S0 / LPDDR3_CH1_D0SPA0	DDR3L_CH1_D0S0 / LPDDR3_CH1_D0SPA0	BG28	LPDDR3_CH1_D0SPA0	LPDDR3_CH1_D0SPA0	20
				DDR3L_CH1_D0S1 / LPDDR3_CH1_D0SPA1	DDR3L_CH1_D0S1 / LPDDR3_CH1_D0SPA1	BH29	LPDDR3_CH1_D0SPA1	LPDDR3_CH1_D0SPA1	20
				DDR3L_CH1_D0S2 / LPDDR3_CH1_D0SPA2	DDR3L_CH1_D0S2 / LPDDR3_CH1_D0SPA2	BD29	LPDDR3_CH1_D0SPA2	LPDDR3_CH1_D0SPA2	20
				DDR3L_CH1_D0S3 / LPDDR3_CH1_D0SPA3	DDR3L_CH1_D0S3 / LPDDR3_CH1_D0SPA3	B829	LPDDR3_CH1_D0SPA3	LPDDR3_CH1_D0SPA3	20
				DDR3L_CH1_D0S4 / LPDDR3_CH1_D0SPA4	DDR3L_CH1_D0S4 / LPDDR3_CH1_D0SPA4	BJ22	LPDDR3_CH1_D0SPA4	LPDDR3_CH1_D0SPA4	20
				DDR3L_CH1_D0S5 / LPDDR3_CH1_D0SPA5	DDR3L_CH1_D0S5 / LPDDR3_CH1_D0SPA5	BG22	LPDDR3_CH1_D0SPA5	LPDDR3_CH1_D0SPA5	20
				DDR3L_CH1_D0S6 / LPDDR3_CH1_D0SPA6	DDR3L_CH1_D0S6 / LPDDR3_CH1_D0SPA6	AV26	LPDDR3_CH1_D0SPA6	LPDDR3_CH1_D0SPA6	20
				DDR3L_CH1_D0S7 / LPDDR3_CH1_D0SPA7	DDR3L_CH1_D0S7 / LPDDR3_CH1_D0SPA7	AW25	LPDDR3_CH1_D0SPA7	LPDDR3_CH1_D0SPA7	20
				DDR3L_CH1_D0S8 / LPDDR3_CH1_D0SPA8	DDR3L_CH1_D0S8 / LPDDR3_CH1_D0SPA8	BB12	LPDDR3_CH1_D0SPA8	LPDDR3_CH1_D0SPA8	20
				DDR3L_CH1_D0S9 / LPDDR3_CH1_D0SPA9	DDR3L_CH1_D0S9 / LPDDR3_CH1_D0SPA9	BD12	LPDDR3_CH1_D0SPA9	LPDDR3_CH1_D0SPA9	20
				DDR3L_CH1_D0S10 / LPDDR3_CH1_D0SPA10	DDR3L_CH1_D0S10 / LPDDR3_CH1_D0SPA10	B85	LPDDR3_CH1_D0SPA10	LPDDR3_CH1_D0SPA10	20
				DDR3L_CH1_D0S11 / LPDDR3_CH1_D0SPA11	DDR3L_CH1_D0S11 / LPDDR3_CH1_D0SPA11	B86	LPDDR3_CH1_D0SPA11	LPDDR3_CH1_D0SPA11	20
				DDR3L_CH1_D0S12 / LPDDR3_CH1_D0SPA12	DDR3L_CH1_D0S12 / LPDDR3_CH1_D0SPA12	AT5	LPDDR3_CH1_D0SPA12	LPDDR3_CH1_D0SPA12	20
				DDR3L_CH1_D0S13 / LPDDR3_CH1_D0SPA13	DDR3L_CH1_D0S13 / LPDDR3_CH1_D0SPA13	AT6	LPDDR3_CH1_D0SPA13	LPDDR3_CH1_D0SPA13	20
				DDR3L_CH1_D0S14 / LPDDR3_CH1_D0SPA14	DDR3L_CH1_D0S14 / LPDDR3_CH1_D0SPA14	BC2	LPDDR3_CH1_D0SPA14	LPDDR3_CH1_D0SPA14	20
				DDR3L_CH1_D0S15 / LPDDR3_CH1_D0SPA15	DDR3L_CH1_D0S15 / LPDDR3_CH1_D0SPA15	BB1	LPDDR3_CH1_D0SPA15	LPDDR3_CH1_D0SPA15	20

**APOLLO LAKE**


Title: APOLLO LAKE

Size: Custom Document Number: LPDDR3-CPU Rev: R100

Date: Tuesday, December 06, 2016 Sheet: 4 of 57





Title APOLLO LAKE			
Size	Document Number		Rev
Custom	<b>SKYLAKE SOC (DISPLAY)</b>		R100
Date:	Tuesday, December 06, 2016	Sheet	5 of 57




REV = 1  
4 OF 12

Title APOLLO LAKE		
Size Custom	Document Number <b>SKYLAKE SOC (PCIe,SATA,USB)</b>	Rev R100
Date: Tuesday, December 08, 2016	Sheet 6	of 57







REV = 1  
5 OF 12  
IC  
100PF 20VDC  
50V 10%  
G021

Add RC follow EMC Request












# Power Deliver




BLANK

 <b>APOLLO LAKE</b>			
Title APOLLO LAKE			
Size	Document	Number	Rev
Custom	<b>SKYLAKE SOC (CPU POWER)</b>		R100
Date:	Tuesday, December 06, 2016		Sheet 12 of 57


BLANK

 <b>APOLLO LAKE</b>			
Title			
APOLLO LAKE			
Size	Document	Number	Rev
Custom	<b>SKYLAKE SOC (PCH POWER)</b>		R100
Date:	Tuesday, December 06, 2016	Sheet	13 of 57


BLANK

 <b>APOLLO LAKE</b>			
Title			
APOLLO LAKE			
Size	Document	Number	Rev
Custom	<b>SKYLAKE SOC (CPU MISC,JTAG)</b>		R100
Date:	Tuesday, December 06, 2016		Sheet 14 of 57


BLANK

 <b>APOLLO LAKE</b>			
Title APOLLO LAKE			
Size	Document Number		Rev
Custom	<b>SKYLAKE SOC (RSVD TEST)</b>		<b>R100</b>
Date:	Tuesday, December 06, 2016	Sheet	15 of 57

BLANK



 <b>APOLLO LAKE</b>			
Title APOLLO LAKE			
Size	Document	Number	Rev
Custom	<b>SKYLAKE SOC (GND)</b>		R100
Date:	Tuesday, December 06, 2016		Sheet 16 of 57







CAD NOTE: C1142 PLACE CLOSE TO PIN AA44



Title			
APOLLO LAKE			
Size	Document Number	Rev	
Custom	<b>SKYLAKE SOC (DECOUPLING)</b>	R100	
Date:	Tuesday, December 06, 2016	Sheet	17 of 57











LPDDR3L-RS TERMINATION RESISTORS\_CH0









Title APOLLO LAKE			
Size Custom	Document Number	LPDDR3 CH-A DEVICE-1	Rev R100
Date: Tuesday, December 06, 2016	Sheet 21	of 57	


# LPDDR3L-RS TERMINATION RESISTORS\_CH1











Title APOLLO LAKE			
Size Custom	Document Number LPDDR3 CH-A DEVICE-1		Rev R100
Date: Tuesday, December 06, 2016	Sheet 22	of 57	



FOUR 0402 IN MID CHANNEL







TWO 0402 ON EACH END CHANNEL






NOTE: PLACE ON TOP - 4 PER DEVICE


NOTE: PLACE ON TOP - 4 PER DEVICE






Title APOLLO LAKE		
Size Custom	Document Number LPDDR3 DECOUPLING	Rev R100
Date: Tuesday, December 08, 2016	Sheet 23 of 57	








Title APOLLO LAKE			
Size Custom	Document Number <b>EMMC</b>		Rev R100
Date: Tuesday, December 06, 2016	Sheet 25	of 57	




I<sub>max</sub>: 2A




NGFF SOCKET (M.2) RVS B KEY


NGFF\_CON75-S-HN02-101-1


Title APOLLO LAKE			
Size Custom	Document Number <b>SATA SSD MODULE</b>		Rev R100
Date: Tuesday, December 06, 2016	Sheet 26	of 57	

 <b>APOLLO LAKE</b>		
Title		
APOLLO LAKE		
Size	Document Number	Rev
B	<b>MICRO-SD CARD</b>	R100
Date:	Tuesday, December 06, 2016	Sheet 27 of 57





R120  
Use USB2.0 transfer to TF , R9858 Install, U4300 NS

 <b>APOLLO LAKE</b>		
Title APOLLO LAKE		
Size A	Document Number <b>SDCARD POWER</b>	Rev <b>R100</b>
Date:	Tuesday, December 06, 2016	Sheet 28 of 57




Title APOLLO LAKE			
Size Custom	Document Number	Rev R100	
<b>POWER DELIVERY 5V AND 3.3V</b>			
Date: Tuesday, December 06, 2016	Sheet 29	of 57	

2S/3S battery input [5.4V to 21V]




# VNN[BUCK1], VCCRAM[BUCK3]



Title APOLLO LAKE			
Size	Document Number	Rev	
Custom	<b>POWER DELIVERY-IMVP2</b>	R100	
Date:	Tuesday, December 06, 2016	Sheet	31 of 57


# V1P8A[BUCK4], V1P24A[BUCK5], VDDQ[BUCK6]



	DDR_SEL[1:0] = (L,L) (for LPDDR3)	DDR_SEL[1:0] = (L,H) (for DDR3L)	DDR_SEL[1:0] = (H,L) (for LPDDR4)	DDR_SEL[1:0] = (H,L) (for LPDDR4)
GATE1	Sequence Control	SLP_S3_B Control	Sequence Control	SLP_S3_B Control
VDDQ	1.2V	1.35V	1.1V	1.1V




# I2C , Other signals



[PMIC\_EN]  
Connected to EC.








[PCH\_PWROK, RSMRST\_B, PROCHOT\_B, IRQ\_B]  
These pins are open drain outputs and need pull-up resistors according to the condition of the connected devices.

[SLP\_S0\_B, SLP\_S3\_B, SLP\_S4\_B, THERMTRIP\_B]  
Connected to SoC.





Title APOLLO LAKE			
Size Custom	Document Number <b>POWER DELIVERY1.8V AND 1.0V</b>		Rev R100
Date: Tuesday, December 06, 2016	Sheet 33	of 57	



# HDMI LEVEL SHIFTERS & CONNECTOR



FET HAS BEEN CHANGED PLEASE REVIEW



Change to MINI HDMI






Title APOLLO LAKE		
Size B	Document Number <b>HDMI CONNECTOR</b>	Rev <b>R100</b>
Date: Tuesday, December 06, 2016	Sheet 35 of 57	









T65	EDP_HPD
T66	EMB_AUX_DP_C
T67	EMB_AUX_DN_C
T72	EMB_TX1_DP
T73	EMB_TX1_DN
T74	EMB_TX0_DP
T75	EMB_TX0_DN

D42					
6	EMB_TX1_DP	5	EMB_TX1_DP		
7	EMB_TX1_DN	4	EMB_TX1_DN		
8	GND1	3	GND		
9	EMB_TX0_DP	2	EMB_TX0_DP		
10	EMB_TX0_DN	1	EMB_TX0_DN		




D43					
6	EMB_TX2_DP	5	EMB_TX2_DP		
7	EMB_TX2_DN	4	EMB_TX2_DN		
8	GND1	3	GND		
9	EMB_TX3_DP	2	EMB_TX3_DP		
10	EMB_TX3_DN	1	EMB_TX3_DN		








ns R8236, For LPW5208 Pin3 NO Function




Title APOLLO LAKE		
Size C	Document Number	Rev R100
Date: Tuesday, December 06, 2016 Sheet 36 of 57		




 <b>APOLLO LAKE</b>			
Title			
APOLLO LAKE			
Size	Document	Number	Rev
Custom	<b>TOUCH PANEL AND DOCK</b>		R100
Date:	Tuesday, December 06, 2016	Sheet	37 of 57




Title APOLLO LAKE			
Size B	Document Number	Rev R100	
<b>SENSORS</b>			
Date:	Tuesday, December 06, 2016	Sheet	38 of 57







R120  
Add Hello CAM

 <b>APOLLO LAKE</b>		
Title APOLLO LAKE		
Size B	Document Number <b>FRONT AND REAR CAMERA CONN</b>	Rev R100
Date:	Friday, December 09, 2016	Sheet 39 of 57

 <b>APOLLO LAKE</b>			
Title			
APOLLO LAKE			
Size	Document	Number	Rev
B	<b>CAMERA DISCRETE CNTRL LOGIC</b>		R100
Date:	Tuesday, December 06, 2016	Sheet	40 of 57





 <b>APOLLO LAKE</b>			
Title			
APOLLO LAKE			
Size	Document	Number	Rev
Custom	<b>COB TP</b>		<b>R100</b>
Date:	Tuesday, December 06, 2016	Sheet	41 of 57



Title APOLLO LAKE		
Size B	Document Number <b>USB3.0 CONN</b>	Rev R100
Date: Tuesday, December 06, 2016	Sheet 42	of 57





### Add Level Shift









NOTE:  
If WiFi interface is SDIO V2.0/3.0, the VIO must be 1.8V.  
If selecting PCIe, the VIO must be tied to 3.3V

PIN	SDIO	PCIe
GPI08	0	1
GPI09	0	1
VIO	Tie to 1.8V	Tie to 3.3V





NOTE: AP6356SD Mode selection  
1=PCIe mode, 0=SDIO mode








Title		
APOLLO LAKE		
Size	Document Number	Rev
B	<b>WWAN MODULE</b>	R100
Date:	Tuesday, December 06, 2016	Sheet 44 of 57











		
Title		
APOLLO LAKE		
Size	Document Number	Rev
B	<b>MICRO SIM</b>	R100
Date:	Tuesday, December 06, 2016	Sheet 45 of 57




R120 change 2MIC connect to MIC2


Title: APOLLO LAKE		
Size: Custom	Document Number: <b>AUDIO CODEC</b>	Rev: R100
Date: Tuesday, December 06, 2016	Sheet: 46	of 57










 <b>APOLLO LAKE</b>			
Title			
APOLLO LAKE			
Size	Document	Number	Rev
B	<b>DC JACK</b>		<b>R100</b>
Date:	Tuesday, December 06, 2016	Sheet	49 of 57





Reserver PMIC\_EN Pull high Resistor




			
Title APOLLO LAKE			
Size	Document Number		Rev
Custom	BUTTONS LEDS AND MISC		R100
Date:	Tuesday, December 06, 2016	Sheet	51 of 57


 <b>APOLLO LAKE</b>		
Title APOLLO LAKE		
Size	Document Number	Rev
Custom	<b>TYPE-C MULTIPLEXER</b>	R100
Date:	Tuesday, December 06, 2016	Sheet 52 of 57





BLANK

 <b>APOLLO LAKE</b>			
Title			
APOLLO LAKE			
Size	Document	Number	Rev
Custom		<b>XX</b>	<b>R100</b>
Date:	Tuesday, December 06, 2016	Sheet	54 of 57



BLANK

 <b>APOLLO LAKE</b>			
Title			
APOLLO LAKE			
Size	Document	Number	Rev
Custom	<b>TYPE-C CONNECTOR</b>		R100
Date:	Tuesday, December 06, 2016	Sheet	55 of 57





Title APOLLO LAKE		
Size Custom	Document Number <b>DEBUG</b>	Rev <b>R100</b>
Date: Tuesday, December 06, 2016	Sheet 56 of 57	







For Thermal



For ME



For ME

 <b>APOLLO LAKE</b>		
Title APOLLO LAKE		
Size B	Document Number <b>FACTORY TEST POINTS</b>	Rev R100
Date: Tuesday, December 06, 2016	Sheet 57	of 57